GPU Design Verification Engineer

Company:  Qualcomm
Location: Santa Clara
Closing Date: 05/11/2026
Salary: $145,000 - $185,000 Per Annum
Hours: Full Time
Type: Permanent

Job Description

Qualcomm seeks a GPU DV Engineer to verify next generation graphics IP used in advanced wireless, mobile, and automotive platforms. In this role, you will develop and execute test plans, build and maintain UVM/SystemVerilog testbenches, create constrained random and directed tests, and analyze coverage to ensure robust verification closure. You will debug complex GPU and SoC issues, collaborate closely with design, architecture, and software teams, and contribute to automation and methodology improvements in a fast paced, innovation driven environment.

Responsibilities

  • Develop and maintain GPU verification environments using System
  • Verilog/UVMCreate and execute test plans for GPU IP and So
  • C integration
  • Write constrained-random and directed tests to validate functionality and performance
  • Analyze functional and code coverage, driving verification closure
  • Debug complex GPU, memory, and So
  • C issues with designers and architects
  • Automate regression, triage, and reporting flows to improve efficiency
  • Collaborate with software, architecture, and validation teams on feature bring-up
  • Review design and architecture specifications to derive verification requirements

Required Skills

  • System
  • Verilog
  • UVMDigital design verification
  • Constrained-random testing
  • Functional and code coverage
  • GPU or graphics architecture fundamentals
  • So
  • C integration and debug
  • Scripting (Python/Perl/Tcl)
  • RTL debug tools (e.g., Verdi, DVE)
  • Verification planning and documentation
Apply Now
Share this job
Qualcomm
  • Similar Jobs

  • SRAM Layout Design Engineer/Design Engineer

    Santa Clara
    View Job
  • Physical Design Engineer

    San Jose
    View Job
  • Systems Verification Scientist III

    Milpitas
    View Job
  • Senior Electrical Design Engineer

    Milpitas
    View Job
  • DFT (Design for Test) Engineer

    Santa Clara
    View Job
An unhandled error has occurred. Reload 🗙